

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/912,523	07/26/2001	jin-oH Kwag	06192.0247.NPUS00	6316	
23345	7590 02/08/2005		EXAMINER		
MCGUIREWOODS, LLP			NGUYEN, KEVIN M		
1750 TYSON SUITE 1800	IS BLVD		ART UNIT	PAPER NUMBER	
MCLEAN, V	A 22102		2674		
			DATE MAILED: 02/08/2009	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

	<del> </del>	Applica	ation No.	Applicant(s)				
	09/912	2,523	KWAG, JIN-OH					
Office Action Summary		Examir	ner	Art Unit				
		Kevin N	1. Nguyen	2674				
The MA Period for Reply	AILING DATE of this commun	nication appears on	the cover sheet v	vith the correspondence a	ddress			
A SHORTENE THE MAILING - Extensions of tim after SIX (6) MON - If the period for re - If NO period for re - Failure to reply w Any reply receive	ED STATUTORY PERIOD F DATE OF THIS COMMUN e may be available under the provisions THS from the mailing date of this common eply specified above is less than thirty (3 eply is specified above, the maximum statisting the set or extended period for reply d by the Office later than three months and adjustment. See 37 CFR 1.704(b).	ICATION. s of 37 CFR 1.136(a). In no nunication. 30) days, a reply within the statutory period will apply and will, by statute, cause the a	event, however, may a statutory minimum of th d will expire SIX (6) MO application to become A	reply be timely filed irty (30) days will be considered time NTHS from the mailing date of this NBANDONED (35 U.S.C. § 133).				
Status								
1) Respons	sive to communication(s) file	ed on <i>R.C.E. 10/19/</i>	<u> /2004</u> .	,				
2a)☐ This act	ion is <b>FINAL</b> .	2b)⊠ This action is	s non-final.					
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Cl	aims							
4a) Of th 5) ☐ Claim(s) 6) ☑ Claim(s) 7) ☐ Claim(s)	e above claim(s) is/are pend e above claim(s) is/are allowed.  1-3,5 and 7-26 is/are reject is/are objected to. are subject to restrict	re withdrawn from o	consideration.					
Application Pape	rs							
9)☐ The spec	cification is objected to by th	e Examiner.						
10)∐ The draw	ving(s) filed on is/are:	: a) ☐ accepted or	b) objected to	by the Examiner.				
Applicant	may not request that any obje	ction to the drawing(s	) be held in abeya	nce. See 37 CFR 1.85(a).				
	nent drawing sheet(s) including	•	•	• •	` '			
11)∐ The oath	or declaration is objected to	by the Examiner.	Note the attache	d Office Action or form P	TO-152.			
Priority under 35	U.S.C. § 119							
a)⊠ All b 1.⊠ Ce 2.□ Ce 3.□ Ce	edgment is made of a claim ) Some * c) None of: ertified copies of the priority ertified copies of the priority opies of the certified copies eplication from the Internatio	documents have be documents have be of the priority docur	een received. een received in A ments have beer	Application No	l Stage			
	ttached detailed Office actio	•	` '/	t received.				
Attachment(s)								
	person's Patent Drawing Review (P losure Statement(s) (PTO-1449 or		Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application (PT 	O-152)			

Application/Control Number: 09/912,523 Page 2

Art Unit: 2674

#### **DETAILED ACTION**

### Request for Continued Examination

- 1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 10/19/2004 has been entered. An action on the RCE follows:
- 2. Claims 4, 6 are cancelled, claims 1-3, 5, 7-15 and 25 are amended, and claims 1-3, 5 and 7-26 are currently pending in the application. An action follows below:

### Claim Objections

3. Claims 7-10 are objected to because of uncompleted claims:

Claims 7-10 are depended on claim 6 which has been cancelled. For the purpose of the rejection, claims 7-10 are supposed to depend on claim 5.

Appropriate correction is required.

## Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

4. Claim 14 is rejected under 35 U.S.C. 112, second paragraph, as being inconsistent.

Claim 14 recites " $0.5\mu$ s to about  $5\mu$ s." However, the specification only discloses "the first interval is within 0.5 ms - 5ms" at page 4, lines 9-18.

Application/Control Number: 09/912,523

Art Unit: 2674

This limitation contains various inconsistencies and/or ambiguities so that the Examiner is unable to understand how different between  $0.5\mu$ s to about  $5\mu$ s and 0.5 ms - 5ms.

- 5. Claim 15-26 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 6. As to claim 15, the underline below show that it is undefined in the figure and in the specification as follow:

"a data line for transmitting a first data voltage and <u>a second data voltage</u>," line 3;

"a second switching element connected to <u>the second gate line</u> and the data line..." lines 6-7;

"a second liquid crystal capacitor connected to the second switching element," line 9;

"a storage capacitor connected between the second liquid crystal capacitor..." line 10;

"a gate driver applying the first and the second data voltages to the data line" line 12;

Base on fig. 5, assume that the gate line Vg(n-1) has first, second, third, and fourth voltages. How many voltage levels are there in the gate line Vg(n) associated with how many interval, respectively.

These limitations contain various inconsistencies and/or ambiguities so that the Examiner is unable to understand the entire limitations of claim 15.

Art Unit: 2674

7. As to claim 16, it is not clear what the Applicant means "the first switching element and the second switching element turn on by the second voltage and turn off by the fourth voltage," line 1-3. However, Fig. 3 shows only one switching element. There is no second switching element.

This limitation contains various inconsistencies and / or ambiguities so that the Examiner is unable to understand where is the second switching element to turn on by the second voltage and turn off by the fourth voltage.

8. As to claim 17, it is not clear what the Applicant means "the third voltage of the gate signal applied to the first gate line is higher than the fourth voltage when the first data voltage is higher than the common voltages, and the third voltage of the gate signal applied to the first gate line is lower than the fourth voltage when the first data voltage is lower than the common voltages," lines 3-6, i.e, there are totally five waveforms (a), (b), (c), (d) and (e) (see figure 5). Basically, each of waveform corresponds to one common voltage Vcom (c). However, Fig. 5 shows that five waveforms (a), (b), (c), (d) and (e) corresponding to one common voltage Vcom (c) is not corrected.

This limitation contains various inconsistencies and/or ambiguities so that the Examiner is unable to understand how five waveforms (a), (b), (c), (d) and (e) corresponding to one common voltage Vcom (c).

- 9. Claims 18-24 are depended on claim 15, the reasons are set forth above.
- 10. As to claim 25, recited in lines 1-15 of claim 25, referring to the rejection of claim 15 above.

Recited in lines 16-19 of claim 25, it is not clear what the Applicant means "the gate signal has the first, second, and third voltage during first, second, and third interval, respectively, and the first voltage turns on the first the second switching elements the second voltage turns off the first and the second switching elements". However, Fig. 3 shows only one switching element, there is no second switching element. Furthermore, the specification describes "T1 is a reset interval, T2 is a gate-on interval, and T3 is an overshoot interval," at page 12, line 8-9.

This limitation contains various inconsistencies and/or ambiguities so that the Examiner is unable to understand how the first voltage in the reset interval T1 turns on the switching element. The second voltage in the gate-on interval T2 turns off the switching element.

Recited in lines 19-21 of claim 15, it is not clear what the Applicant means "third interval precedes the first time interval, and a polarity of the third voltage with respect to the second voltage is the same a polarity of the data voltage with respect to the common voltage."

Fig. 5 and fig. 7 show the overshoot interval is after the gate-on interval. This limitation contains various inconsistencies and/or ambiguities so that the Examiner is unable to understand how third interval precedes the first time interval.

Basically, each of waveform corresponds to one common voltage Vcom or 0 volt. Examiner could not determine Vcom belonging to waveform (b) Vp or (c) Vg(n) see figure 5.

Application/Control Number: 09/912,523 Page 6

Art Unit: 2674

This limitation contains various inconsistencies and/or ambiguities so that the Examiner is unable to understand how a polarity of the third voltage with respect to the second voltage is the same a polarity of the data voltage with respect to the common voltage.

11. Claim 26 is depended on claim 25, the reasons are set forth above.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 12. Claims 1-3, 5 and 7-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Okumura et al (US 6,115,018) in view of Maltese et al (US 5,841,419).
- 13. As to claims 1, 5, Okumara et al teaches a liquid crystal display LCD device associated with a method, the LCD device comprising:
  - a. A control signal generator 22 inputs a sync signal, inherent a clock signal a signal line driver inputs a RGB data (see fig. 3) which defined the timing control circuit.
  - b. A gate line driver 23 (a gate driver, fig. 3) applies gate signal voltage pulses (stepped-wave patterns gate voltage, fig. 5A and 5B).
  - c. A signal line driver 21 (a data driver, fig. 3).

Application/Control Number: 09/912,523

Art Unit: 2674

d. The gate voltage that turned on the TFT 14 defined the gate-on (see fig. 4 and 5A).

Page 7

Okumara et al teaches all of the claimed limitation of claim 1, except for "a reset interval..., and an overshoot interval..."

Maltese teaches a related a liquid crystal display LCD device associated with a method, the LCD device comprising: the second pulse is erasing the previous image (reset period), while the third pulse is the compensation pulse. The subsequent control voltages show the control window 2 associated to voltage 1. The data voltage segments employed in each control window on an expanded time scale: case 4 corresponding to control of a white pixel (maximum light transmission), and case 5, corresponding to control of black pixel (minimum light transmission) (col. 8, lines 33-43).

A last pulse has their peak amplitude of the row voltage (overshoot interval, col. 7, lines 25-27).

It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify Okumara's the step-wave pattern gate voltage including erase pulse period and the peal amplitude period of the row voltage, in view of the teaching in the Maltese's reference because this would provide the maximum operation speed of the panel at taught by Maltese (col. 6, lines 52-55).

- 14. As to claims 2, 3, 11, 12, Maltese teaches extreme shades corresponding to white and to black (col. 7, lines 38).
- 15. As to claim 7, Okumura et al teaches gate voltages having the same polarity in K+1 field (see fig. 5A).

16. As to claim 8, Maltese teaches the last to pulses are consecutive and opposite

Page 8

polarities (col. 5, lines 11-12).

17. As to claim 9, Maltese teaches all pulse having the absolute value of the integral of the voltage with respect to time (col. 5, lines 13-14). Duration 12 and 12 microseconds with amplitude of 48 volts in connection with the last two levels having been employed (col. 8, lines 65-67, the voltage in the overshoot interval). Thus, the range ±3V to ±10V is in the range of ±0V to ±48V for the overshoot interval. (0 voltage

is respect of the ground level voltage or common voltage).

18. As to claim 10, Maltese teaches duration 12 and 12 microseconds with amplitude of 48 volts in connection with the last two levels having been employed (col. 8, lines 65-67, the voltage in the overshoot interval). Thus, the overshoot interval is doubles.

19. As to claim 13, Maltese teaches from left to right in the figure 1, duration of 64, 112, 80, and 32 microseconds with amplitude of 23 volts (col. 8, lines 62-64). All pulse having the absolute value of the integral of the voltage with respect to time (col. 5, lines 13-14). Thus, the range ±3V to ±10V is in the range of ±0V to ±23V of the reset interval, (0 voltage is respect of the ground level voltage or common voltage).

#### Conclusion

20. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kevin M. Nguyen whose telephone number is 703-305-6209. The examiner can normally be reached on MON-THU from 8:00-6:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Patrick N. Edouard can be reached on 703-308-6725. The fax phone

Art Unit: 2674

number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the Patent Application Information Retrieval system, see http://portal.uspto.gov/external/portal/pair. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Kevin M. Nguyen Patent Examiner Art Unit 2674

KMN February 1st, 2005

> XIAO WU PRIMARY EXAMINER

